

# ILNAS

Institut luxembourgeois de la normalisation  
de l'accréditation, de la sécurité et qualité  
des produits et services

## ILNAS-EN IEC 62433-6:2020

### **EMC IC modelling - Part 6: Models of integrated circuits for pulse immunity behavioural simulation - Conducted pulse immunity modelling (ICIM-CPI)**

Modèles de circuits intégrés pour la CEM -  
Partie 6: Modèles de circuits intégrés  
pour la simulation du comportement  
d'immunité aux impulsions -

EMV-IC-Modellierung - Teil 6: Modelle  
integrierter Schaltungen für die  
Simulation des Verhaltens bei  
Störfestigkeit gegen Impulse -

## National Foreword

This European Standard EN IEC 62433-6:2020 was adopted as Luxembourgish Standard ILNAS-EN IEC 62433-6:2020.

Every interested party, which is member of an organization based in Luxembourg, can participate for FREE in the development of Luxembourgish (ILNAS), European (CEN, CENELEC) and International (ISO, IEC) standards:

- Participate in the design of standards
- Foresee future developments
- Participate in technical committee meetings

<https://portail-qualite.public.lu/fr/normes-normalisation/participer-normalisation.html>

### THIS PUBLICATION IS COPYRIGHT PROTECTED

Nothing from this publication may be reproduced or utilized in any form or by any mean - electronic, mechanical, photocopying or any other data carries without prior permission!

NORME EUROPÉENNE  
EUROPÄISCHE NORM

November 2020

ICS 31.200

English Version

EMC IC modelling - Part 6: Models of integrated circuits for  
Pulse immunity behavioural simulation - Conducted Pulse  
Immunity (ICIM-CPI)  
(IEC 62433-6:2020)

Modèles de circuits intégrés pour la CEM - Partie 6:  
Modèles de circuits intégrés pour la simulation du  
comportement d'immunité aux impulsions - Modélisation de  
l'immunité aux impulsions conduites (ICIM-CPI)  
(IEC 62433-6:2020)

EMV-IC-Modellierung - Teil 6: Modelle integrierter  
Schaltungen für die Simulation des Verhaltens bei  
Störfestigkeit gegen Impulse - Modellierung der  
Störfestigkeit gegen leitungsgeführte Impulse (ICIM-CPI)  
(IEC 62433-6:2020)

This European Standard was approved by CENELEC on 2020-10-27. CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration.

Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the CEN-CENELEC Management Centre or to any CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CENELEC member into its own language and notified to the CEN-CENELEC Management Centre has the same status as the official versions.

CENELEC members are the national electrotechnical committees of Austria, Belgium, Bulgaria, Croatia, Cyprus, the Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, the Netherlands, Norway, Poland, Portugal, Republic of North Macedonia, Romania, Serbia, Slovakia, Slovenia, Spain, Sweden, Switzerland, Turkey and the United Kingdom.



European Committee for Electrotechnical Standardization  
Comité Européen de Normalisation Electrotechnique  
Europäisches Komitee für Elektrotechnische Normung

CEN-CENELEC Management Centre: Rue de la Science 23, B-1040 Brussels

## European foreword

The text of document 47A/1090/CDV, future edition 1 of IEC 62433-6, prepared by SC 47A "Integrated circuits" of IEC/TC 47 "Semiconductor devices" was submitted to the IEC-CENELEC parallel vote and approved by CENELEC as EN IEC 62433-6:2020.

The following dates are fixed:

- latest date by which the document has to be implemented at national level by publication of an identical national standard or by endorsement (dop) 2021-07-27
- latest date by which the national standards conflicting with the document have to be withdrawn (dow) 2023-10-27

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights. CENELEC shall not be held responsible for identifying any or all such patent rights.

## Endorsement notice

The text of the International Standard IEC 62433-6:2020 was approved by CENELEC as a European Standard without any modification.

In the official version, for Bibliography, the following notes have to be added for the standards indicated:

IEC 62433-2:2017	NOTE	Harmonized as EN 62433-2:2017 (not modified)
CISPR 16-1-4:2019	NOTE	Harmonized as EN IEC 55016-1-4:2019 (not modified)
CISPR 17	NOTE	Harmonized as EN 55017

## Annex ZA (normative)

### **Normative references to international publications with their corresponding European publications**

The following documents are referred to in the text in such a way that some or all of their content constitutes requirements of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

NOTE 1 Where an International Publication has been modified by common modifications, indicated by (mod), the relevant EN/HD applies.

NOTE 2 Up-to-date information on the latest versions of the European Standards listed in this annex is available here: [www.cenelec.eu](http://www.cenelec.eu).

<u>Publication</u>	<u>Year</u>	<u>Title</u>	<u>EN/HD</u>	<u>Year</u>
IEC 61000-4-2	-	Electromagnetic compatibility (EMC) - Part 4-2: Testing and measurement techniques - Electrostatic discharge immunity test	EN 61000-4-2	-
IEC 61000-4-4	-	Electromagnetic compatibility (EMC) - Part 4-4: Testing and measurement techniques - Electrical fast transient/burst immunity test	EN 61000-4-4	-
IEC 62215-3	-	Integrated circuits - Measurement of impulse immunity - Part 3: Non-synchronous transient injection method	EN 62215-3	-
IEC 62433-1	-	EMC IC modelling - Part 1: General modelling framework	EN IEC 62433-1	-
IEC 62433-4	-	EMC IC modelling - Part 4: Models of integrated circuits for RF immunity behavioural simulation - Conducted immunity modelling (ICIM-CI)	EN 62433-4	-
IEC 62615	-	Electrostatic discharge sensitivity testing - Transmission line pulse (TLP) - Component level	-	-



# INTERNATIONAL STANDARD

# NORME INTERNATIONALE



ILNAS-EN IEC 62433-6:2020 - Preview only Copy via ILNAS e-Shop

**EMC IC modelling –  
Part 6: Models of integrated circuits for pulse immunity behavioural simulation –  
Conducted pulse immunity modelling (ICIM-CPI)**

**Modèles de circuits intégrés pour la CEM –  
Partie 6: Modèles de circuits intégrés pour la simulation du comportement  
d'immunité aux impulsions – Modélisation de l'immunité aux impulsions  
conduites (ICIM-CPI)**



## CONTENTS

FOREWORD .....	5
1 Scope .....	7
2 Normative references .....	7
3 Terms, definitions, abbreviated terms and conventions .....	8
3.1 Terms and definitions .....	8
3.2 Abbreviated terms .....	11
3.3 Conventions .....	11
4 Philosophy .....	11
5 ICIM-CPI model structure .....	12
5.1 General .....	12
5.2 PPN .....	14
5.2.1 Typical structure of a PPN .....	14
5.2.2 PDN description .....	15
5.2.3 NLB description .....	16
5.3 FB description .....	16
6 CPIML format .....	18
6.1 General .....	18
6.2 CPIML structure .....	19
6.3 Global elements .....	20
6.4 Header section .....	20
6.5 Lead_definitions section .....	20
6.6 Macromodels section .....	21
6.7 Validity section .....	22
6.8 PDN .....	22
6.9 NLB .....	22
6.9.1 General .....	22
6.9.2 Attribute definitions .....	23
6.9.3 Data description .....	24
6.10 FB .....	25
6.10.1 General .....	25
6.10.2 Attribute definitions .....	26
6.10.3 Data description .....	30
Annex A (informative) Extraction of model components .....	34
A.1 General .....	34
A.2 PPN description .....	34
A.3 PDN Extraction .....	34
A.3.1 General .....	34
A.3.2 S/Z/Y-parameter measurement .....	34
A.3.3 Conventional one-port method .....	35
A.3.4 Two-port method for low impedance measurement .....	35
A.3.5 Two-port method for high impedance measurement .....	36
A.4 NLB extraction .....	36
A.4.1 General .....	36
A.4.2 TLP test method .....	37
A.5 FB extraction .....	39
A.5.1 General .....	39

A.5.2	Example of FB data in case of test criteria type = Class E_IC .....	39
A.5.3	Example of FB data in case of test criteria type = Class C_IC .....	41
Annex B (informative)	NLB implementation techniques in a circuit simulator .....	42
B.1	General.....	42
B.2	NLB modelling based on a R/I table .....	42
B.3	NLB modelling based on a switch based model.....	42
B.4	NLB modelling based on physical device model .....	43
Annex C (informative)	Example of ICIM-CPI model .....	45
C.1	General.....	45
C.2	Example of Power switch ICIM-CPI model.....	45
C.2.1	General .....	45
C.2.2	CPImodel.....	45
C.2.3	ICIM-CPI model use .....	48
C.3	Example of 32-bit microcontroller ICIM-CPI model .....	50
C.3.1	General .....	50
C.3.2	CPImodel.....	51
Bibliography	.....	54
Figure 1 – Structure of the ICIM-CPI model.....	13	
Figure 2 – Example of an ICIM-CPI model of an electronic board.....	14	
Figure 3 – Structure of a typical PPN .....	15	
Figure 4 – Characteristics of a voltage pulse entering the DI during a TLP test.....	17	
Figure 5 – Example of defect monitored at the OO when a disturbance is applied to the DI.....	18	
Figure 6 – CPIML inheritance hierarchy .....	19	
Figure 7 – Example of a NLB external file .....	25	
Figure 8 – Example of an external FB file .....	33	
Figure A.1 – Conventional one-port S-parameters measurement.....	35	
Figure A.2 – Two-port method for low impedance measurement .....	35	
Figure A.3 – Two-port method for high impedance measurement .....	36	
Figure A.4 – Example of I/V measurements to extract NLB .....	37	
Figure A.5 – TLP method set-up (not powered IC) .....	38	
Figure A.6 – Example of NLB extraction using standard TLP pulse .....	38	
Figure A.7 – Graphs for identification of IC failure mechanism for destruction prediction.....	40	
Figure B.1 – NLB model based on a R/I table.....	42	
Figure B.2 – Example of a generic model architecture based on switches for NLB behavioural modelling .....	43	
Figure B.3 – Example of core MOS large signal model of the GGNMOS .....	43	
Figure C.1 – Use of the ICIM-CPI model for simulation .....	45	
Figure C.2 – Power switch V/I curve for 50 ns-pulse width .....	46	
Figure C.3 – Power switch ICIM-CPI model.....	46	
Figure C.4 – Power switch ICIM-CPI model use for ESD protection design .....	49	
Figure C.5 – Calculated voltage at Power switch pin for different ESD protection capacitor values.....	49	
Figure C.6 – Voltage at Power switch pin for fog lamp left and right sides.....	50	
Figure C.7 – Example of 32-bit microcontroller protection devices .....	50	

Table 1 – Attributes of <i>Lead</i> tag in the <i>Lead_definitions</i> section.....	20
Table 2 – Compatibility between the <i>Mode</i> and <i>Type</i> fields for correct CPIML annotation.....	21
Table 3 – Definition of the <i>Lead</i> tag for <i>Nlb</i> section.....	22
Table 4 – Default values of <i>Unit_voltage</i> and <i>Unit_current</i> .....	24
Table 5 – Allowed file extensions for <i>Data_files</i> .....	24
Table 6 – Definition of the <i>Lead</i> tag in <i>Fb</i> section .....	26
Table 7 – <i>Table</i> sub-attributes definition .....	27
Table 8 – <i>Pulse_characteristics</i> parameters definition.....	27
Table 9 – <i>Test_criteria</i> parameters definition .....	28
Table A.1 – Example of FB data corresponding to Class E <sub>IC</sub> failure.....	41
Table A.2 – Example of FB data corresponding to Class C <sub>IC</sub> failure .....	41
Table C.1 – Synthesis Peak voltage and Energy for different pulse widths .....	46