

ILNAS

Institut luxembourgeois de la normalisation
de l'accréditation, de la sécurité et qualité
des produits et services

ILNAS-EN IEC 62228-6:2022

Integrated circuit - EMC evaluation of transceivers - Part 6: PSI5 transceivers

Integrierte Schaltungen - Bewertung der elektromagnetischen Verträglichkeit von Sende-Empfangsgeräten - Teil 6: PSI5-Transceiver

Circuits intégrés - Évaluation de la CEM des émetteurs-récepteurs - Partie 6: Émetteurs-récepteurs PSI5

National Foreword

This European Standard EN IEC 62228-6:2022 was adopted as Luxembourgish Standard ILNAS-EN IEC 62228-6:2022.

Every interested party, which is member of an organization based in Luxembourg, can participate for FREE in the development of Luxembourgish (ILNAS), European (CEN, CENELEC) and International (ISO, IEC) standards:

- Participate in the design of standards
- Foresee future developments
- Participate in technical committee meetings

<https://portail-qualite.public.lu/fr/normes-normalisation/participer-normalisation.html>

THIS PUBLICATION IS COPYRIGHT PROTECTED

Nothing from this publication may be reproduced or utilized in any form or by any mean - electronic, mechanical, photocopying or any other data carries without prior permission!

ILNAS-EN IEC 62228-6:2022

EUROPEAN STANDARD

NORME EUROPÉENNE

EUROPÄISCHE NORM

EN IEC 62228-6

December 2022

ICS 31.200

English Version

**Integrated circuit - EMC evaluation of transceivers - Part 6: PSI5
transceivers
(IEC 62228-6:2022)**

Circuits intégrés - Évaluation de la CEM des émetteurs-recepteurs - Partie 6: Émetteurs-récepteurs PSI5
(IEC 62228-6:2022)

Integrierte Schaltungen - EMV-Bewertung von Transceichern
- Teil 6: PSI5-Transceiver
(IEC 62228-6:2022)

This European Standard was approved by CENELEC on 2022-12-13. CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration.

Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the CEN-CENELEC Management Centre or to any CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CENELEC member into its own language and notified to the CEN-CENELEC Management Centre has the same status as the official versions.

CENELEC members are the national electrotechnical committees of Austria, Belgium, Bulgaria, Croatia, Cyprus, the Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, the Netherlands, Norway, Poland, Portugal, Republic of North Macedonia, Romania, Serbia, Slovakia, Slovenia, Spain, Sweden, Switzerland, Türkiye and the United Kingdom.



European Committee for Electrotechnical Standardization
Comité Européen de Normalisation Electrotechnique
Europäisches Komitee für Elektrotechnische Normung

CEN-CENELEC Management Centre: Rue de la Science 23, B-1040 Brussels

European foreword

The text of document 47A/1145/FDIS, future edition 1 of IEC 62228-6, prepared by SC 47A "Integrated circuits" of IEC/TC 47 "Semiconductor devices" was submitted to the IEC-CENELEC parallel vote and approved by CENELEC as EN IEC 62228-6:2022.

The following dates are fixed:

- latest date by which the document has to be implemented at national level by publication of an identical national standard or by endorsement (dop) 2023-09-13
- latest date by which the national standards conflicting with the document have to be withdrawn (dow) 2025-12-13

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights. CENELEC shall not be held responsible for identifying any or all such patent rights.

Any feedback and questions on this document should be directed to the users' national committee. A complete listing of these bodies can be found on the CENELEC website.

Endorsement notice

The text of the International Standard IEC 62228-6:2022 was approved by CENELEC as a European Standard without any modification.

Annex ZA (normative)

Normative references to international publications with their corresponding European publications

The following documents are referred to in the text in such a way that some or all of their content constitutes requirements of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

NOTE 1 Where an International Publication has been modified by common modifications, indicated by (mod), the relevant EN/HD applies.

NOTE 2 Up-to-date information on the latest versions of the European Standards listed in this annex is available here: www.cenelec.eu.

<u>Publication</u>	<u>Year</u>	<u>Title</u>	<u>EN/HD</u>	<u>Year</u>
IEC 61967-1	-	Integrated circuits - Measurement of electromagnetic emissions - Part 1: General conditions and definitions	EN IEC 61967-1	-
IEC 61967-4	-	Integrated circuits - Measurement of electromagnetic emissions - Part 4: Measurement of conducted emissions - 1 ohm/150 ohm direct coupling method	EN IEC 61967-4	-
IEC 62132-1	-	Integrated circuits - Measurement of electromagnetic immunity - Part 1: General conditions and definitions	EN 62132-1	-
IEC 62132-4	-	Integrated circuits - Measurement of electromagnetic immunity 150 kHz to 1 GHz - Part 4: Direct RF power injection method	EN 62132-4	-
IEC 62215-3	-	Integrated circuits - Measurement of impulse immunity - Part 3: Non-synchronous transient injection method	EN 62215-3	-
IEC 62228-1	-	Integrated circuits - EMC evaluation of transceivers - Part 1: General conditions and definitions	EN IEC 62228-1	-
ISO 7637-2	-	Road vehicles - Electrical disturbances from conduction and coupling - Part 2: Electrical transient conduction along supply lines only	-	-
ISO 10605	-	Road vehicles - Test methods for electrical disturbances from electrostatic discharge	-	-



INTERNATIONAL STANDARD

NORME INTERNATIONALE



**Integrated circuit – EMC evaluation of transceivers –
Part 6: PSI5 transceivers**

**Circuits intégrés – Évaluation de la CEM des émetteurs-récepteurs –
Partie 6: Émetteurs-récepteurs PSI5**

CONTENTS

FOREWORD	5
1 Scope	7
2 Normative references	7
3 Terms, definitions and abbreviated terms	8
3.1 Terms and definitions.....	8
3.2 Abbreviated terms.....	8
4 General	8
5 Test and operating conditions	11
5.1 Supply and ambient conditions.....	11
5.2 Test operation modes	11
5.3 Test configuration	13
5.3.1 General test configuration for functional test.....	13
5.3.2 General test configuration for unpowered ESD test.....	14
5.3.3 Coupling ports for functional tests.....	14
5.3.4 Coupling ports for unpowered ESD tests.....	16
5.4 Test signals	17
5.4.1 General	17
5.4.2 Test signals for Asynchronous mode	17
5.4.3 Test signal for Synchronous parallel bus mode	20
5.5 Evaluation criteria	21
5.5.1 General	21
5.5.2 Evaluation criteria in functional operation modes during exposure to disturbances	22
5.5.3 Evaluation criteria in unpowered condition after exposure to disturbances	22
6 Test and measurement	23
6.1 Emission of RF disturbances.....	23
6.1.1 Test method	23
6.1.2 Test setup	23
6.1.3 Test procedure and parameters	25
6.2 Immunity to RF disturbances.....	25
6.2.1 Test method	25
6.2.2 Test setup	25
6.2.3 Test procedure and parameters	27
6.3 Immunity to impulses	29
6.3.1 Test method	29
6.3.2 Test setup	29
6.3.3 Test procedure and parameters	30
6.4 Electrostatic discharge (ESD)	32
6.4.1 Test method	32
6.4.2 Test setup	32
6.4.3 Test procedure and parameters	34
7 Test report.....	35
Annex A (normative) PSI5 test circuits	36
A.1 General.....	36
A.2 Test circuit for emission and immunity tests on a PSI5 ECU IC	36
A.3 Test circuit for emission and immunity tests on a PSI5 satellite IC	39

A.4	Test circuit for an unpowered ESD test on a PSI5 IC	41
Annex B (normative)	Test circuit boards.....	43
B.1	Test circuit board for emission and immunity tests	43
B.2	ESD test	43
Annex C (informative)	Examples of test limits for PSI5 transceiver in automotive applications	44
C.1	General.....	44
C.2	Emission of RF disturbances.....	44
C.3	Immunity to RF disturbances.....	45
C.4	Immunity to Impulses	48
C.5	ESD	48
Bibliography.....		49

Figure 1 – PSI5 system overview	9
Figure 2 – Example PSI5 wiring diagram with a single sensor and equivalent model.....	10
Figure 3 – PSI5-A configuration with a single sensor connection with two wires.....	12
Figure 4 – PSI5-P configuration with two sensor connection	12
Figure 5 – General test configuration for tests in functional operation modes	13
Figure 6 – General test configuration for unpowered ESD test of an ECU IC.....	14
Figure 7 – General test configuration for unpowered ESD test of a satellite IC.....	14
Figure 8 – Coupling ports for transceiver emission and immunity tests.....	15
Figure 9 – Coupling ports for unpowered ESD tests	16
Figure 10 – Example drawing of the maximum deviation on an I-V characteristic	23
Figure 11 – Test setup for measurement of RF disturbances.....	24
Figure 12 – Test setup for DPI tests.....	26
Figure 13 – Test setup for impulse immunity tests.....	29
Figure 14 – Test setup for direct ESD tests.....	33
Figure A.1 – General circuit diagram of the PSI5 test network for emission and immunity tests on ECU IC	38
Figure A.2 – General circuit diagram of the PSI5 test network for emission and immunity tests on Satellite IC	40
Figure A.3 – General circuit diagram of the PSI5 ECU IC for testing of direct ESD in unpowered mode	41
Figure A.4 – General circuit diagram of the PSI5 sensor IC for testing of direct ESD in unpowered mode	42
Figure C.1 – Example of limits for RF emission – PSI5 pins	44
Figure C.2 – Example of limits for RF emission – Other global pins	45
Figure C.3 – Example of limits for RF immunity for functional status class A _{IC} – PSI5 pins	46
Figure C.4 – Example of limits for RF immunity for functional status class A _{IC} – Other global pins	46
Figure C.5 – Example of limits for RF immunity for functional status class C _{IC} or D _{IC} – PSI5 pins	47
Figure C.6 – Example of limits for RF immunity for functional status class C _{IC} or D _{IC} – Other global pins	47

Table 1 – PSI5 physical layer electrical characteristics	9
Table 2 – Overview of required measurements and tests	10
Table 3 – Supply and ambient conditions for functional operation	11
Table 4 – Sensor sink current specification	13
Table 5 – Definitions for component values of coupling ports for transceiver emission and immunity tests	15
Table 6 – Definitions of coupling ports for unpowered ESD tests	17
Table 7 – Communication test signal TX1 for Asynchronous mode (125 kbps)	18
Table 8 – Communication test signal TX2 for Asynchronous mode (189 kbps)	19
Table 9 – Communication test signal TX3 for Asynchronous low-power mode	20
Table 10 – Communication test signal TX4 for Synchronous parallel bus mode	21
Table 11 – Communication test signal TX5 for Synchronous parallel bus mode	21
Table 12 – Evaluation criteria for standalone and embedded PSI5 transceiver IC in functional operation modes	22
Table 13 – Parameters for emission measurements	25
Table 14 – Settings of the RF measurement equipment	25
Table 15 – Specifications for DPI tests	27
Table 16 – Required DPI tests for functional status class A _{IC} evaluation of Standard PSI5 transceiver ICs and embedded PSI5 transceiver ICs	28
Table 17 – Required DPI tests for functional status class C _{IC} or D _{IC} evaluation of standard PSI5 transceiver ICs and ICs with embedded PSI5 transceiver	28
Table 18 – Specifications for impulse immunity tests	30
Table 19 – Parameters for impulse immunity test	31
Table 20 – Required impulse immunity tests for functional status class A _{IC} evaluation of standard and embedded PSI5 transceiver ICs	31
Table 21 – Required impulse immunity tests for functional status class C _{IC} or D _{IC} evaluation of Standard PSI5 transceiver ICs and ICs with embedded PSI transceiver	31
Table 22 – Specifications for direct ESD tests	35
Table B.1 – Parameter ESD test circuit board	43
Table C.1 – Example of limits for impulse immunity for functional status class C _{IC} or D _{IC}	48