magnifying icon Basket
1 item ^

Basket is empty
Login

Login

LOGGED AS

Help

Satisfaction enquiry

SATISFACTION ENQUIRY

Newsletter

Free of charge lifelong learning "Standardization"

FREE OF CHARGE LIFELONG LEARNING "STANDARDIZATION"

Standardisation

Draft standards in public enquiry

DRAFT STANDARDS IN PUBLIC ENQUIRY

Standards organizations

STANDARDS ORGANIZATIONS

  • National standards

  • European standards

  • International standards


Deliverable

 
Free preview
Price
Language
 
IEC 60749-26 Ed.4.0 Edition 01/2018
Semiconductor devices - Mechanical and climatic test methods - Part 26: Electrostatic discharge (ESD) sensitivity testing - Human body model (HBM)
  •   
  •  
  • 304.6 / copy
  •  
 

Abstract

IEC 60749-26:2018 establishes the procedure for testing, evaluating, and classifying components and microcircuits according to their susceptibility (sensitivity) to damage or degradation by exposure to a defined human body model (HBM) electrostatic discharge (ESD).
The purpose of this document is to establish a test method that will replicate HBM failures and provide reliable, repeatable HBM ESD test results from tester to tester, regardless of component type. Repeatable data will allow accurate classifications and comparisons of HBM ESD sensitivity levels.
ESD testing of semiconductor devices is selected from this test method, the machine model (MM) test method (see IEC 60749-27) or other ESD test methods in the IEC 60749 series. Unless otherwise specified, this test method is the one selected.
This fourth edition cancels and replaces the third edition published in 2013. This edition constitutes a technical revision. This standard is based upon ANSI/ESDA/JEDEC JS-001-2014. It is used with permission of the copyright holders, ESD Association and JEDEC Solid state Technology Association.
This edition includes the following significant technical changes with respect to the previous edition:
a) a new subclause relating to HBM stressing with a low parasitic simulator is added, together with a test to determine if an HBM simulator is a low parasitic simulator;
b) a new subclause is added for cloned non-supply pins and a new annex is added for testing cloned non-supply pins.

Status

Standard - Superseded

Origin

Technical Committee :
47 : Semiconductor devices

Implementation

start of the vote on the project      date of ratification (dor)   
end of the vote on the project      date of anouncement (doa)   
start of the vote on the final project      date of publication (dop)   
end of the vote on the final project      date of withdrawal (dow)   


Publication Official Journal
of the Grand-Duchy of Luxembourg
Reference

Relations

Evolutions
IEC 60951-3 Ed.3.0 RLV

International Classification for Standards (ICS codes) :

31.080.01 : Semiconductor devices in general

magnifying icon Basket
1 item ^

Basket is empty


Warning:
DIN standards can be downloaded only once! After downloading, they are no longer available in the eLibrary.
Begin download?